High-Density Layout of Conductive Pattern for Multilayer Wiring Board

Authors: Mironova Zh.A., Shakhnov V.A., Gridnev V.N. Published: 10.12.2014
Published in issue: #6(99)/2014  

Category: Design and technology  
Keywords: multilayer wiring board, density layout of conductive pattern, design wiring board for a BGA, decrease the number of layers boards, plated through holes, filling blind holes

This article describes the method of manufacturing high-density layout of conductive pattern for a BGA with a large pin count (up to 1681 pcs.) which would be disposed as a matrix with a pitch from 1,5 mm to 0,5 mm. Integration of surface-mount components location with filling blind hole to subsurface layers of board within 5th accuracy class (in Russian category) increases to 2,4 times the density layout of wiring contact pads. The number of layers PCB with plated through holes and filling blind holes represented as a function of the pin count for a BGA components in the case of location with conductors (1 to 3) in a narrow place. We demonstrated a reduction the number of layers PCB (to 44%) needed for tracing through the use of filling blind holes for board produced within 5th accuracy class. The possibility of using the BGA components at a pitch below 0,8 mm as a part assembly of commutation board within 5th accuracy class.


[1] Coombs C. Printed Circuits Handbook. 6th Ed. McGraw-Hill Professional, 2007. 1000 p. (Russ. ed.: Kumbz K.F. Pechatnye platy. Spravochnik v 2-kh kn. Kn. 1. Moscow, Tekhnosfera Publ., 2011. 1016 p.).

[2] IPC-7095. Design and assembly process implementation for BGAs. Association connecting electronics industries IPC, USA, 2003. 88 p.

[3] SPRU811. A Flip chip ball grid array package reference guide. Texas Instruments, 2005. 71 p.

[4] UG112. Device package user guide. XILINX, 2009. 118 p.

[5] Lee N-C. Reflow soldering processes and troubleshooting: SMT, BGA, CSP and Flip Chip Technologies. 1st Ed. Newnes, 2002. 288 p. (Russ. ed.: Li N-Ch. Tekhnologiya payki oplavleniem, poisk i ustranenie defektov: poverkhnostnyy montazh, BGA, CSP i Flip chip tekhnologii. Moscow, Tekhnologii Publ., 2006. 392 p.).

[6] IPC-A-610. Acceptability of electronic assemblies. Association connecting electronics industries IPC, USA, 2004. 390 p.

[7] State standard RF: GOST R 53429-2009. Platy pechatnye. Osnovnye parametry konstruktsii [Printed circuit boards. Basic parameters of structure]. Moscow, Standartinform Publ., 2010. 11 p.

[8] Mironova Zh.A., Shakhnov V.A., Gridnev V.N. High-density layout of interconnect for fabric boards. Sb. Tr. XVI Molodezh. mezhdun. nauch.-tekhn. konf. "Naukoemkie tekhnologii i intellektual’nye sistemy - 2014" [Proc. XVI Youth Int. Sci. and Tech. Conf. Technology&Systems-2014. Bauman Moscow State Technical University], 2014, pp. 213-218 (in Russ.).

[9] Rekert T. New hole filling technology and subsequent planarization. Tekhnol. v elektr. Prom. [Techn. in Electr. Industry], 2005, no. 5, pp. 26-29 (in Russ.).

[10] Sectional design standard for High Density Interconnect (HDI) printed boards. Association connecting electronics industries IPC-2226. USA, 2003 (Russ. Ed.: Chastnyy standart na proektirovanie pechatnykh plat s vysokoplotnymi mezhsoedineniyami. Moscow, FGUP VNIIA Publ., 2003. 56 p.).